

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
6 October 2005 (06.10.2005)

PCT

(10) International Publication Number
WO 2005/093571 A1

(51) International Patent Classification⁷: **G06F 9/54**

(21) International Application Number:
PCT/US2005/006788

(22) International Filing Date: 3 March 2005 (03.03.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/549,942 5 March 2004 (05.03.2004) US

(71) Applicant (for all designated States except US): **VIRGINIA TECH INTELLECTUAL PROPERTIES, INC.**
[US/US]; 1872 Pratt Drive, Suite 1625, Blacksburg, VA 24060 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **REED, Jeffrey, Hugh** [US/US]; 1105 Eheart Street, Blacksburg, VA 24060 (US). **ROBERT, Pablo, M.** [US/US]; 389 Charles Street, Blacksburg, VA 24060 (US).


(74) Agents: **WHITHAM, Michael, E.** et al.: Whitham, Curtis & Christofferson, PC, 11491 Sunset Hills Road, Suite 340, Reston, VA 20191 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: **HARDWARE OBJECT REQUEST BROKER ON A CHIP FOR GENERATING SEPARATE CONTROL AND DATA CHANNELS FOR IMPROVED THROUGHPUT EFFICIENCY**



(57) Abstract: A method and apparatus are disclosed for separating the functionality of middleware (320) in a device with embedded resources (341, 342) so that data transfer between embedded resources used by an object (330) resident in a general purpose processor (310) of the device takes place directly, thereby minimizing bandwidth overhead at the general purpose processor. The control interface (371, 372) for an embedded resource resides in the general purpose processor and uses the device driver of the embedded resource, whereas the data interface (381, 382) is outside the general purpose processor and provides direct communication with a switch matrix (360) serving each embedded resource.



Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.